

NN518125 series EDO (Hyper Page) Mode CMOS 128K × 8bit Dynamic RAM



DESCRIPTION

The NN518125 series is a high performance CMOS Dynamic Random Access Memory organized as 131,072 words by 8-bits. The NN518125 series is fabricated with advanced CMOS technology and designed with innovative design techniques resulting in high speed, extremely low power and wide operating margins at both component and system levels.

The NN518125 series features an EDO (Hyper page) mode operation in which a high speed read, write or read-write is performed on any column address along a row address.

An extremely short row address capture time and an asynchronous column address decoder relax the timing constraints associated with address multiplexing.

Refresh is accomplished by performing \overline{RAS} only refresh cycles, hidden refresh cycles, \overline{CAS} before \overline{RAS} refresh cycles, or normal read or write cycles on the 512 address combinations of A0 to A8 during a 8 ms period.

Multiplexed address inputs permit the NN518125 series to be packaged in a standard 26-pin plastic SOJ. The package sizes provide high system bit densities and are compatible with widely available automated testing and insertion equipment. System level features include single power supply of 5V ±10% tolerance and direct interface with high performance TTL logic families.

FEATURES


- 131,072 × 8 bit Organization
- Single 5V ±10% Power Supply
- Performance Ranges

Parameter	-45	-50	-60	-70
Max. \overline{RAS} Access Time (t_{RAC})	45ns	50ns	60ns	70ns
Max. \overline{CAS} Access Time (t_{CAC})	15ns	15ns	15ns	20ns
Max. Column Address Access Time (t_{AA})	23ns	25ns	30ns	35ns
Min. Read/Write Cycle Time (t_{fAC})	90ns	90ns	110ns	130ns

- EDO (Hyper Page) Mode Operation
- Low Power Operation
 - Low Standby Current (CMOS level inputs)
 - Standard 1mA
 - L version 50µA
- 512 Refresh Cycles
 - Standard distributed across 8ms
 - L version distributed across 32ms
- Self Refresh Mode (L version)
- All inputs/Outputs and Clocks fully TTL and CMOS compatible
- Refresh Modes
 - \overline{RAS} only
 - \overline{CAS} before \overline{RAS}
 - Hidden Refresh
- High Reliability Packages
 - Plastic 26pin SOJ (P26/24SJ-2A)

■ 9005650 0001413 T03 ■

PIN CONFIGURATION (TOP VIEW)




26/24-pin SOJ (300 mil)
P26/24SJ-2A

PIN NAMES

A0-A8	Address Inputs
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{OE}}$	Output Enable
I/O1-I/O8	Data-in / Data-out
$\overline{\text{WE}}$	Write Enable
V _{CC}	+5V Supply
V _{SS}	Ground
NC	No Connection

9005650 0001414 94T

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

RATING	SYMBOL	VALUE	UNIT
Voltage on Any Pin Relative to V_{SS}	V_{in}, V_{out}	-1 to 7	V
Voltage on V_{CC} Relative to V_{SS}	V_{CC}	-1 to 7	V
Storage Temperature (Plastic)	T_{stg}	-55 to +125	°C
Power Dissipation	P_d	1.0	W
Ambient Operating Temperature	T_a	0 to +70	°C
Short Circuit Output Current	I_{out}	50	mA

Permanent device damage can occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods can affect device reliability.

DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{CC}	Supply Voltage	4.5	5.0	5.5	V
V_{SS}	Supply Voltage	0	0	0	V
V_{IH}	Input High Voltage, All Inputs	2.4	—	6.5	V
V_{IL}	Input Low Voltage, All Inputs	-1.0	—	0.8	V

Note: All voltage values in this data sheet are with respect to V_{SS} unless otherwise specified.

9005650 0001415 886

DC ELECTRICAL CHARACTERISTICS (0°C ≤ Ta ≤ 70°C, V_{CC} = 5.0V ±10%)

SYMBOL	PARAMETER	SPEED	MIN.	MAX.	UNIT	TEST CONDITIONS	NOTES
I _{CC1}	Operating Current	-45		100	mA	t _{RC} = t _{RC} (min.) RAS, CAS, Address cycling	1, 2
		-50		100	mA		
		-60		90	mA		
		-70		80	mA		
I _{CC2}	Standby Current			1.0	mA	$\overline{\text{RAS}} = \overline{\text{CAS}} \geq (V_{\text{CC}} - 0.2\text{V})$	
				2.0	mA	$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{\text{IH}}$	
	Standby Current (L version)			50	μA	$\overline{\text{RAS}} = \overline{\text{CAS}} \geq (V_{\text{CC}} - 0.2\text{V})$ All other inputs are stable at (V _{CC} - 0.2V) or (V _{SS} + 0.2V)	
I _{CC3}	Refresh Current (RAS only refresh)	-45		100	mA	t _{RC} = t _{RC} (min.) RAS cycling, $\overline{\text{CAS}} = V_{\text{IH}}$	1
		-50		100	mA		
		-60		90	mA		
		-70		80	mA		
I _{CC4}	EDO (Hyper) Page Mode Current	-45		100	mA	t _{HPC} = t _{HPC} (min.) RAS = V _{IL} CAS, Address cycling	1, 2
		-50		100	mA		
		-60		90	mA		
		-70		80	mA		
I _{CC5}	Refresh Current (CAS before RAS refresh)	-45		100	mA	t _{RC} = t _{RC} (min.) RAS, CAS cycling	1
		-50		100	mA		
		-60		90	mA		
		-70		80	mA		
I _{CC6}	Refresh Current (L version: CAS before RAS refresh)			150	μA	512 cycles / 32ms t _{RAS} ≤ 200ns, $\overline{\text{WE}} \geq (V_{\text{CC}} - 0.2\text{V})$ All other inputs are stable at (V _{CC} - 0.2V) or (V _{SS} + 0.2V)	
I _{CC7}	Self Refresh Mode Current (L version)			100	μA	$\overline{\text{RAS}} = \overline{\text{CAS}} \leq (V_{\text{SS}} + 0.2\text{V})$ All other input high levels are (V _{CC} - 0.2V) or input low levels are (V _{SS} + 0.2V)	
I _{L1}	Input Leakage Current (Any input pin)		-10	10	μA	0V ≤ V _{IH} ≤ 5.5V, Others = 0V	
I _{L0}	Output Leakage Current (For high impedance state)		-10	10	μA	$\overline{\text{RAS}} \geq V_{\text{IH}}(\text{min.})$, $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{min.})$ 0V ≤ V _{OUT} ≤ 5.5V	
V _{OH}	Output High Voltage		2.4		V	I _{OH} = -5.0 mA	
V _{OL}	Output Low Voltage			0.4	V	I _{OL} = 4.2 mA	

- Notes: 1. I_{CC1}, I_{CC3}, I_{CC4} and I_{CC5} depend on cycle rate.
 2. I_{CC1} and I_{CC4} depend on output loading. Specified values are obtained with the outputs open.

CAPACITANCE (0°C ≤ Ta ≤ 70°C, V_{CC} = 5.0V ±10%, f = 1MHz)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C _{IN1}	Address(A0 ~ A8)	—	5	pF
C _{IN2}	RAS, CAS, WE, OE	—	5	pF
C _{OUT}	(I/O1 ~ I/O8)	—	7	pF

9005650 0001416 712

AC ELECTRICAL CHARACTERISTICS

(NN518125 -50 / -60 / -70)

Test conditions : $V_{IH}/V_{IL} = 2.4V / 0.8V$ $V_{OH}/V_{OL} = 2.4V / 0.4V$ output loading $C_L = 50pF + 2TTL$

Operating conditions : (0 °C ≤ T_a ≤ 70°C, V_{CC} = 5 V ± 10%, V_{SS} = 0 V) (NOTES 3, 4, 5)

(NN518125 -45)

Test conditions : $V_{IH}/V_{IL} = 2.4V / 0.8V$ $V_{OH}/V_{OL} = 2.0V / 0.8V$ output loading $C_L = 50pF + 1TTL$

Operating conditions : (0 °C ≤ T_a ≤ 70°C, V_{CC} = 5 V ± 5%, V_{SS} = 0 V) (NOTES 3, 4, 5)

NO.	NOTES		PARAMETER	-45		-50		-60		-70		UNIT	NOTE
	JEDEC	STD.		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	t _{CL1QV}	t _{CAC}	Access Time from \overline{CAS}	—	15	—	15	—	15	—	20	ns	6,13
2	t _{CH2QV}	t _{CPA}	Access Time from \overline{CAS} Precharge	—	30	—	30	—	35	—	40	ns	13,14
3	t _{AVQV}	t _{AA}	Access Time from Column Address	—	23	—	25	—	30	—	35	ns	7,13
4	t _{RL1QV}	t _{RAC}	Access Time from RAS	—	45	—	50	—	60	—	70	ns	6,7
5	t _{RL1CH1}	t _{CSH}	\overline{CAS} Hold Time	30	—	35	—	45	—	55	—	ns	
6	t _{RL1CX}	t _{CHS}	\overline{CAS} Hold Time (Self Refresh Mode)	-50	—	-50	—	-50	—	-50	—	ns	
7	t _{RL1CH1}	t _{CHR}	\overline{CAS} Hold Time (\overline{CAS} before \overline{RAS} Refresh)	10	—	10	—	10	—	10	—	ns	
8	t _{CH2CL2}	t _{CPN}	\overline{CAS} Precharge Time (\overline{CAS} before RAS Refresh)	10	—	10	—	10	—	10	—	ns	
9	t _{CH2CL2}	t _{CP}	\overline{CAS} Precharge Time (EDO (Hyper Page) Mode)	5	—	5	—	5	—	5	—	ns	14
10	t _{CL1CH1}	t _{CAS}	\overline{CAS} Pulse Width	8	100K	8	100K	10	100K	15	100K	ns	
11	t _{CL1RL2}	t _{CSR}	\overline{CAS} Setup Time (\overline{CAS} before RAS Refresh)	5	—	5	—	5	—	5	—	ns	
12	t _{CL1QX}	t _{CLZ}	\overline{CAS} to Output in Low-Z	0	—	0	—	0	—	0	—	ns	8
13	t _{CH2RL2}	t _{CRP}	\overline{CAS} to RAS Precharge Time	5	—	5	—	5	—	5	—	ns	
14	t _{CL1WL2}	t _{CWD}	\overline{CAS} to WE Delay Time	45	—	45	—	45	—	50	—	ns	11
15	t _{CL1AX}	t _{CAH}	Column Address Hold Time	10	—	10	—	15	—	15	—	ns	
16	t _{RL1AX}	t _{AR}	Column Address Hold Time Referenced to RAS	35	—	35	—	40	—	40	—	ns	
17	t _{AVCL2}	t _{ASC}	Column Address Setup Time	0	—	0	—	0	—	0	—	ns	14
18	t _{AVCH1}	t _{CAL}	Column Address to \overline{CAS} Lead Time	13	—	13	—	18	—	23	—	ns	
19	t _{AVRH1}	t _{RAL}	Column Address to RAS Lead Time	27	—	27	—	30	—	35	—	ns	
20	t _{AVWL2}	t _{AWD}	Column Address to WE Delay Time	57	—	57	—	60	—	65	—	ns	11
21	t _{CL1DX} t _{WL1DX}	t _{DH}	Data Hold Time	10	—	10	—	10	—	10	—	ns	12
22	t _{CL2QX}	t _{DHC}	Data Output Hold Time (EDO (Hyper Page) Mode)	0	—	0	—	0	—	0	—	ns	
23	t _{DVCL2} t _{DVWL2}	t _{DS}	Data Setup Time	0	—	0	—	0	—	0	—	ns	12
24	t _{OL1QV}	t _{OE}	\overline{OE} Access Time	—	15	—	15	—	15	—	20	ns	
25	t _{WL1OL2}	t _{OEH}	\overline{OE} Command Hold Time	15	—	15	—	15	—	20	—	ns	
26	t _{GH2GL2}	t _{OPZ}	\overline{OE} Pulse Width for Output Disable When \overline{CAS} High	7	—	7	—	7	—	7	—	ns	
27	t _{GL1CH1}	t _{OCS}	\overline{OE} Setup Time to \overline{CAS} High	7	—	7	—	7	—	7	—	ns	
28	t _{GL1RH1}	t _{ORS}	\overline{OE} Setup Time to RAS High	7	—	7	—	7	—	7	—	ns	
29	t _{CH2QV}	t _{OED}	\overline{OE} to Data Delay Time	10	—	10	—	10	—	10	—	ns	
30	t _{GL2QX}	t _{OLZ}	\overline{OE} to Output in low-Z	0	—	0	—	0	—	0	—	ns	
31	t _{CH2QZ}	t _{OFF}	Output Buffer Turn-off Delay Time	0	13	0	13	0	15	0	15	ns	10
32	t _{CH2QX}	t _{OEZ}	Output Buffer Turn-off Delay Time Referenced to \overline{OE}	0	10	0	10	0	15	0	15	ns	

9005650 0001417 659

NN518125 series
CMOS 128K × 8bit Dynamic RAM

NO.	SYMBOL		PARAMETER	-45		-50		-60		-70		UNIT	NOTE
	JEDEC	STD.		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
33	t _{HOZ}	t _{OFR}	Output Buffer Turn-off Delay Time Referenced to RAS	0	20	0	20	0	20	0	20	ns	16
34	t _{WL2OZ}	t _{WEZ}	Output Buffer Turn-off Delay Time Referenced to WE	0	13	0	13	0	15	0	15	ns	
35	t _{CL1RH1}	t _{RSH}	RAS Hold Time	15	—	15	—	15	—	20	—	ns	
36	t _{OL1RH1}	t _{ROH}	RAS Hold Time Referenced to OE	10	—	10	—	10	—	10	—	ns	
37	t _{CH2RH1}	t _{RHCP}	RAS Hold Time Referenced CAS Precharge	30	—	30	—	35	—	40	—	ns	
38	t _{RH2RL2}	t _{RP}	RAS Precharge Time	25	—	25	—	30	—	40	—	ns	
39	t _{RH2RL2}	t _{RPS}	RAS Precharge Time (Self Refresh Mode)	90	—	90	—	110	—	130	—		
40	t _{RL1RH1}	t _{RAS}	RAS Pulse Width	45	100K	50	100K	60	100K	70	100K	ns	
41	t _{RL1RH1}	t _{RASS}	RAS Pulse Width (Self Refresh Mode)	300	—	300	—	300	—	300	—	μs	
42	t _{RL1RH1}	t _{RASP}	RAS Pulse Width (EDO (Hyper Page) Mode)	45	100K	50	100K	60	100K	70	100K	ns	
43	t _{RL1CL1}	t _{RCD}	RAS to CAS Delay Time	13	30	13	35	13	45	13	50	ns	6
44	t _{RH2CL2}	t _{RPC}	RAS to CAS Precharge Time	10	—	10	—	10	—	10	—	ns	
45	t _{RL1AV}	t _{RAD}	RAS to Column Address Delay Time	11	23	11	23	11	30	11	35	ns	7
46	t _{RL2OZ}	t _{RLZ}	RAS To Output in Low-Z	0	—	0	—	0	—	0	—	ns	
47	t _{RL1WL2}	t _{RWD}	RAS to WE Delay Time	80	—	80	—	90	—	100	—	ns	11
48	t _{CH2WL2}	t _{RCH}	Read Command Hold Time	0	—	0	—	0	—	0	—	ns	9
49	t _{RH2WL2}	t _{RRH}	Read Command Hold Time Referenced to RAS	10	—	10	—	10	—	10	—	ns	9
50	t _{WH2CL2}	t _{RCS}	Read Command Setup Time	0	—	0	—	0	—	0	—	ns	
51	t _{RL2RL2}	t _{RC}	Random Read or Write Cycle Time	90	—	90	—	110	—	130	—	ns	
52	t _{CL2CL2}	t _{RPC}	Read or Write Cycle Time (EDO (Hyper Page) Mode)	20	—	20	—	25	—	30	—	ns	13,14
53	t _{RL2RL2}	t _{RMW}	Read-Modify-Write Cycle Time	145	—	145	—	165	—	185	—	ns	
54	t _{CL2CL2}	t _{PRMW}	Read-Modify-Write Cycle Time (EDO (Hyper Page) Mode)	82	—	82	—	85	—	95	—	ns	13,14
55	t _{REF}	t _{REF}	Refresh Period	—	8	—	8	—	8	—	8	ms	15
56	t _{RL1AX}	t _{RAH}	Row Address Hold Time	8	—	8	—	8	—	8	—	ns	
57	t _{AVRL2}	t _{ASR}	Row Address Setup Time	0	—	0	—	0	—	0	—	ns	
58	t _T	t _T	Transition Time (Rise and Fall)	2	50	2	50	2	50	2	50	ns	4,5
59	t _{WL1WH1}	t _{WPZ}	WE Pulse Width for Disable When CAS High	7	—	7	—	7	—	7	—	ns	
60	t _{CL1WH1}	t _{WCH}	Write Command Hold Time	10	—	10	—	10	—	15	—	ns	
61	t _{WL1WH1}	t _{WP}	Write Command Pulse Width	10	—	10	—	10	—	15	—	ns	
62	t _{WL1CL2}	t _{WCS}	Write Command Setup Time	0	—	0	—	0	—	0	—	ns	11
63	t _{WL1CH1}	t _{CWL}	Write Command to CAS Lead Time	15	—	15	—	15	—	20	—	ns	
64	t _{WL1RH1}	t _{RWL}	Write Command to RAS Lead Time	15	—	15	—	15	—	20	—	ns	


9005650 0001418 595

Notes:

3. Eight Initialization Cycles are required following a 200 μ s pause after Power Up. These Initialization Cycles may consist of any combination of the following: $\overline{\text{RAS}}$ only refresh Cycles, Read Cycles, Write Cycles. $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh Cycles.
4. AC measurements assume $t_T=3\text{ns}$. All AC parameters are measured with $V_{IL}(\text{min.}) \geq V_{SS}$ and $V_{IH}(\text{max.}) \leq V_{CC}$ and with a load equivalent to two TTL loads and 50pF.(-50/-60/-70) / one TTL loads and 50pF.(-45)
5. $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
6. Operation within the $t_{\text{RCD}}(\text{max.})$ limit ensures that $t_{\text{RAC}}(\text{max.})$ can be met. $t_{\text{RCD}}(\text{max.})$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{max.})$ limit, then access time is controlled by t_{CAC} .
7. Operation within the $t_{\text{RAD}}(\text{max.})$ limit ensures that $t_{\text{RAC}}(\text{max.})$ can be met. $t_{\text{RAD}}(\text{max.})$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{max.})$ limit, then access time is controlled by t_{AA} .
8. Assumes three state test load (5pF and a 220 ohm to 1.3V Thevenin equivalent).
9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
10. $t_{\text{OFF}}(\text{max.})$ defines the time at which the output achieves an open circuit condition and is not referenced to output voltage levels. t_{OFF} only applies when $\overline{\text{RAS}}$ is high.
11. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min.})$, the cycle is an early write cycle and data-out pins will remain open circuit (high impedance) throughout the entire cycle. If $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min.})$, $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min.})$ and $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min.})$, the cycle is a read-modify-write cycle and the data-out will contain data read from the selected cell. If neither of the above conditions is satisfied, the condition of the data-out (at access time) is indeterminate.
12. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{WE}}$ leading edge in read-modify-write cycles.
13. Access time is determined by the longer of t_{AA} , t_{CAC} , or t_{CPA} .
14. $t_{\text{ASC}} \geq t_{\text{CP}}$ to achieve $t_{\text{PC}}(\text{min.})$ and $t_{\text{CPA}}(\text{max.})$ values.
15. $t_{\text{REF}}=32\text{msec}$ for Long Refresh version (L version).
16. t_{OFR} applies only when $\overline{\text{CAS}}$ is high.


9005650 0001419 421

READ CYCLE




9005650 0001420 143

WRITE CYCLE (EARLY WRITE)




9005650 0001421 08T

WRITE CYCLE (OE-CONTROLLED WRITE)




9005650 0001422 T16

READ-MODIFY-WRITE CYCLE




9005650 0001423 952

EDO (HYPER PAGE) MODE READ CYCLE




9005650 0001424 899

EDO (HYPER PAGE) MODE READ CYCLE (\overline{OE} AND \overline{WE} CONTROLLED OUTPUT)




9005650 0001425 725

EDO (HYPER PAGE) MODE EARLY WRITE CYCLE



9005650 0001426 661


RAS ONLY REFRESH CYCLE




Note: \overline{WE} , \overline{OE} = Don't care.

 : High or Low

CAS BEFORE RAS REFRESH CYCLE




Note: \overline{OE} , A0~A8 = Don't care.

 : High or Low


9005650 0001428 434

HIDDEN REFRESH CYCLE (READ)




9005650 0001429 370

HIDDEN REFRESH CYCLE (EARLY WRITE)



9005650 0001430 092

SELF REFRESH MODE



■ The NN518125 (L version) has a Self Refresh Mode.

a. Entering the Self Refresh Mode:

The NN518125L Self Refresh Mode is entered by using $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycle with $\overline{\text{WE}}$ "high" and holding $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ signal "low" longer than 300 μs .

b. Continuing the Self Refresh Mode:

The Self Refresh Mode is continued by holding $\overline{\text{RAS}}$ "low" after entering the Self Refresh Mode. It does not depend on $\overline{\text{CAS}}$ being "high" or "low" after entering the Self Refresh Mode for to continue the Self Refresh Mode.


c. Exiting the Self Refresh Mode:

The NN518125L exits the Self Refresh Mode when the $\overline{\text{RAS}}$ signal is brought "high".

9005650 0001431 T29

ORDERING INFORMATION

NN518125XJ - XX



9005650 0001432 965